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ABSTRACT 
Out-of-Loop Compensation Method for Op-amps Driving Heavy Capacitive Loads 
Shubham Gandhi 
 
 It is well known that real op-amps do not share most of the desirable 
characteristics of an ideal one, particularly those of gain and output impedance. When 
presented with a capacitive load, such as a MOSFET or ADC, feedback in an op-amp 
circuit can quickly become unstable. This thesis studies and characterizes an op-amp’s 
output impedance and how its interaction with this type of load creates a parasitic pole 
which leads to instability. Applying ideas from feedback control theory, a model for 
studying the problem is developed from which a generalized method for compensating 
the undesirable circumstance is formulated.  
 Even in a zero-input state, many real op-amps driving capacitive loads can 
experience unforced oscillations. A case study is performed with three commonly used 
devices. First, the output impedance is determined by its dependence on the unity-gain 
bandwidth, load capacitance, and oscillation frequency. It is fitted into a second-order 
feedback control model that allows for an analytical study of the problem. It is then 
shown that a carefully designed passive network can be introduced between the load and 
op-amp to obtain a properly damped system free of oscillation and well-behaved.  
 Using a shunt resistor is a known and commonly used method for lowering an op-
amp’s output impedance to gain stability. This work considers the converse addition of a 
series capacitor to instead lower the load capacitance seen by the op-amp, a seemingly 
complementary method that achieves the same goal. A generalized, composite 
compensation method is developed that uses both the shunt resistor and series capacitor– 
a strategy not yet found in literature. Relevant formulas for damping ratio and natural 
frequency are derived that allow the design of a passive compensation network. 
Furthermore, tradeoffs between compensation, voltage swing, current consumption, and 
power usage are considered.  
 An emphasis is placed on comparing simulated versus real circuits to highlight the 
fact that any problem is much worse in real-life than in a simulation. SPICE models and 
programs aim to de-idealize certain device characteristics, but often cannot account for 
environmental conditions and manufacturing variance. Thus, an importance is placed on 
experimental verification guided by simulations.  
 
Keywords: op-amp, capacitive load, output impedance, stability, feedback, compensation, 
passive network, SPICE 
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Chapter 1: Introduction 
1.1  Motivation 
 Operational amplifiers have come a long way since Robert Widlar’s original 
design of the µA702 in the 1960’s, the Pleistocene of modern electronics. The 
competitive nature of design and iterative improvement has proliferated the availability 
of options, and has made finding the right part akin to finding a needle in a pile of 
needles. Although the origin story of op-amps has a remarkable retrospective appeal, this 
work is more concerned with the current state of affairs and a particular issue that many 
engineers are faced with when dealing with this type of integrated circuit (IC).  
 The ideal characteristics of an op-amp are well defined and understood. Infinite 
gain, infinite input impedance, zero output impedance indirectly imply infinite slew rate, 
zero input current, zero offset voltage, and infinite bandwidth h However, it is also well 
understood that real op-amps do not share many of these characteristics. Semiconductor 
fabrication processes refined over the decades have enabled input impedance to approach 
infinity (for practical purposes) through the use of FET inputs. Yet, the ideality of gain 
and output impedance for real devices has to be loosely defined by “good enough” 
depending on the application. With the IC already fabricated and possibly selected for 
use, the curious cases of “not good enough” that pose a problem are worth solving with 
proper analysis. 
 
   
Figure 1. Real op-amps have finite gain and non-zero output impedance. 
  
Ideal 
Av = ∞, Rin = ∞, Rout = 0 
Real 
Av < ∞, Rin ≅ ∞, Rout > 0 
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 Most general purpose op-amps are carefully designed to drive largely resistive 
loads that may be minimally capacitive – 10’s or 100’s of pF at most. But what happens 
when the load is heavily capacitive? The type of load is usually not a matter of choice. 
Capacitance may not necessarily come from an actual capacitor, but may come from a 
device that is capacitive in constitution such as the gate of a FET, the length of a coaxial 
cable, or it may actually be the holding capacitor of an ADC. These can easily be well 
into the nF range.  
 
 
Figure 2. Attempting to drive a large enough capacitance leads to instability. 
  
 Unsurprisingly, this is a case when even the strongest of feedback will experience 
instability. The output impedance and load capacitance form a low-pass filter with a cut-
off frequency that could be less than the unity-gain frequency (𝑓𝑢) of the op-amp, 
effectively adding a parasitic pole to the device’s open-loop response. As a result, phase 
margin becomes eliminated turning the circuit into an oscillator. Dealing with this 
consequence is the main focus of this thesis.  
 
1.2  Background 
 The open-loop response of most op-amps contains two main poles: the dominant 
and the secondary. Gain begins to roll off at 20 dB/dec at the low frequency dominant 
pole, and another 20 dB/dec is added at the high frequency secondary pole.  
 
  
3 
 
 
Figure 3. Secondary pole beyond the unity-gain frequency gets pulled in.  
 
By design, the secondary pole on most op-amps is carefully placed beyond the device’s 
unity-gain frequency. As a result, it introduces minimal phase shift so a large phase 
margin can be maintained. The portion of the open-loop response beyond the unit-gain 
frequency is typically omitted in datasheets as it becomes irrelevant while the amplifier 
operated within the load capacitance rating (typically 10’s to 100’s of pF).  Thus, it is 
important to examine what happens in the unavoidable situations when operation is out of 
spec (loads in the nF range).  
 It turns out that the location of the secondary pole depends on the capacitance 
present on the amplifier’s output node. A “heavy” load has the effect of pulling this pole 
inwards such that it becomes parasitic to the open-loop response. This occurs because the 
output impedance and load capacitance form a low-pass filter well below the unity-gain 
frequency. Examining the magnitude and phase response of a generic amplifier that is 
capacitively loaded, it becomes clear there is cause for concern, as illustrated by Figure 4. 
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Figure 4. Secondary pole becomes parasitic because it reduces phase margin.  
 
Op-amps are typically designed to maintain a phase margin of greater than 60° when 
loaded at the maximum rating. With heavier loading, the new parasitic pole contributes 
enough phase shift that the amplifier has a gain greater than 0 dB when the input signal 
has shifted by almost 180° (inverted) at the output. If this output signal is fed back into 
the non-inverting input, negative feedback actually becomes positive feedback which 
causes the circuit to oscillate even when the input is zero. This is known as the Nyqist 
Staibilty Criterion.  
 
1.3  Where Output Impedance Comes From 
 To fully grasp the extent of the problem, it may be prudent to examine where the 
output impedance actually comes from. Figure 5 shows the transistor level schematic of 
the popular LM358 op-amp with the output stage outlined in red. Assuming RSC to be 
small in value, the output node looks into a pair of BJT emitter terminals.  
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Figure 5. Output impedance is determined by the bias currnet of the output stage.  
 
Recall that, from the small signal model of a BJT, the resistance looking the emitter is 
1/gm, where gm is the transconductance of the transistor set by the bias current. This 
would imply that the output impedance, 𝑟𝑜, of the op-amp is a small signal measure that is 
relatively small in magnitude. It is this intangible quantity that ends up creating a pole 
with the load capacitance to compromise feedback stability.  
 It should be noted that although 𝑟𝑜 has a reactive component, it is largely resistive. 
For the purposes of this study, it is referred to as impedance, but is taken to be only 
resistive. 
 
1.4  Problem Statement and Procedure Summary 
 So far it has been established that capacitive loading displaces an op-amp’s 
secondary pole in a turn for the worse. As phase margin regresses toward 0° feedback 
begins to wobble, and the system produces undesirable oscillations.  Even with no input 
(i.e. tied to ground), the output can have a non-zero, periodic steady state. The rest of this 
study takes on an analytical treatment of this problem that is concluded by experimentally 
verifying a generalized solution.  
 Fist, a method for measuring open-loop response and gain-bandwidth (GBW) 
product of a real device are discussed followed by a method for determining the output 
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impedance, 𝑟𝑜. Next, a case study presents lab experiment data for three commonly used 
op-amps where impulse response and oscillation frequency due to instability are 
captured. Using this frequency and a formula derived in a later chapter 𝑟𝑜 is estimated. 
For any experiments performed, actual results are also compared with simulated results 
and any disparity is discussed.  
 Furthermore, a feedback model is developed by taking the op-amp to be a 
summing junction, integrator, and a resistor (output impedance) in a control loop loaded 
by a capacitor.  After deriving equations for the natural frequency and damping ratio, it is 
shown that a passive compensation network inserted between the load and output 
impedance can be designed to critically dampen the instability. A general compensation 
strategy is then formulated for any given op-amp and load.  
 Finally, a lab experiment is performed with the same three op-amps which are 
compensated to successfully drive capacitive loads ranging from 1nF to 100nF.   
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Chapter 2: Characterization Methods and Case Study 
2.1  Method for Characterizing Open-Loop Gain and GBW 
 Figure 6 illustrates the test circuit used to do determine the open-loop response 
and GBW of a real device. Weak feedback is applied with large resistors configured to 
deliver a closed-loop gain of |10|, and a small-signal input sinusoid stimulates the system.  
 
 
Figure 6. Vn is non-zero in a real circuit, and Vo/Vn can be used to determine open loop gain.  
 
Ideally, the inverting and non-inverting terminals should both be at the same potential, or 
virtually shorted; however this is not true of a real device. A commonly used 
characterization technique to determine open-loop gain at the input frequency is measure 
the ratio of the output magnitude to that of the inverting terminal (for this configuration) 
 Measuring this ratio while sweeping the input frequency, a graph of gain versus 
frequency can be generated. Furthermore, as the expression suggests, gain-bandwidth 
(GBW) product can be calculated by the product of gain and the frequency at which it is 
measured.  
 𝐴𝑜𝑙 =
𝑉𝑜
𝑉𝑛
      ⟹     𝐺𝐵𝑊 = 𝑓𝑖𝑛 ∗ 𝐴𝑜𝑙 (2.1) 
 
2.2  Method for Determining 𝒓𝒐 
 It is of greater importance that op-amp output impedance is treated as a small-
signal value and is properly characterized. The elusive nature of this quantity often makes 
it difficult to pin down because it depends on things such as operating frequency and 
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output stage bias current. Though, to obtain a reasonable approximation, a very simple 
circuit is required: an op-amp configured as a voltage follower with a load capacitor. 
 
 
Figure 7. Oscillating Vout can be used to determine output impedance. 
 
Feedback instability can be observed at Vout, which will oscillate at a frequency within a 
very narrow bandwidth dictated by the output impedance and load capacitance. As 
simulations will show in the following sections, there is a sharp, resonance-like peaking 
in the AC response of this circuit.  
 Examining in more detail the open-loop response with a parasitic pole, an 
interesting relationship can be derived between 𝑟𝑜 and other measurable quantities. 
 
 
Figure 8. Shifted secondary pole adds another 20dB/dec decrease that also shifts the unity-gian frequency. 
 
Figure 8 illustrates the consequence of the secondary pole, 𝑓𝑝2, being displaced to 𝑓𝑝2
′ , 
Here, 𝑓𝐺𝐵𝑊, the GBW frequency from the method in §2.1, gets relocated to a new unity-
gain frequency denoted by 𝑓𝑛, which is the geometric mean of 𝑓𝐺𝐵𝑊 and 𝑓𝑝2
′ . 
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 𝑓𝑛 = √𝑓𝐺𝐵𝑊 ∗ 𝑓𝑝2
′   (2.2) 
 As previously discussed, the parasitic pole results from the low pass filter formed 
by 𝑟𝑜 and 𝐶𝐿, which would imply 𝑓𝑝2
′ =
1
2𝜋∗𝑟𝑜∗𝐶𝐿
. Furthermore, it may be a reasonable 
suspicion that the output will oscillate at approximately 𝑓𝑛 since phase shift is highest 
here (𝑓𝑛 = 𝑓𝑜𝑠𝑐). Fitting these two pieces of the puzzle into the equation above and 
rearranging terms, the following formula can be used to determine the value of 𝑟𝑜 that 
cooperates with a known 𝐶𝐿 to become parasitic. 
 𝑟𝑜 =
𝑓𝐺𝐵𝑊
2𝜋 ∗ 𝐶𝐿 ∗ 𝑓𝑜𝑠𝑐2
 (2.3) 
It was also previously hinted that 𝑓𝑜𝑠𝑐 has double significance as simulations will show 
resonance at this frequency as well, although real device measurements are likely to be 
dissimilar to simulated predictions.  
 
2.3  Op-amp Case Studies 
 This section presents case studies for three op-amps that are popular among 
product designers and developers: LM358, LMC662, and [another] attempting to drive 
capacitive loads. Loads are varied from 1nF to 100nF and instability is viewed using 
simulations and oscilloscope captures. Then, the procedures from §2.1 and §2.2 are used 
to characterize the open-loop response, GBW, and 𝑟𝑜 of the real devices. Actual 
measurements are also compared against predictions from simulation and what is claimed 
in datasheets.  
 
2.3.1 LM358 
 The popular LMx58 product line is only surpassed by the µA741 in ubiquity 
given its extremely low cost paired with mediocre characteristic by modern standards. As 
a general purpose op-amp, its works well enough for most applications of capacitive 
loads up to around 100 pF. Any load above this rating can cause feedback to become 
unstable.  
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Investigating Stability 
 Simulations below present the op-amp’s frequency and step responses to large 
loads under unity feedback. 
 
Figure 9. Gain peaks at the loop’s natural frequency, at which the ringing oscillates.  
 
Looking over three decades of heavy loading from 1 nF to 100 nF, an increasing 
magnitude of instability ranges from a slight overshoot to severe ringing. Resonance-like 
gain peaking in the frequency domain manifests itself as ringing in time domain. By 
noting the gain peak location the parasitic pole and 𝑟𝑜 can be calculated using Equations 
2.2 and 2.3, the results of which are tabulated in Table 1. GBW is assumed to 1.0 MHz as 
claimed by datasheet. 
 
C,load (nF) f,peak (kHz) f,pole (kHz) 𝒓𝒐 (Ω) 
1 910.4 828.8 192.0 
2.2 880 774.4 93.4 
4.7 713.5 509.1 66.5 
10 528 278.8 57.1 
22 369 136.2 53.1 
47 256.6 65.8 51.4 
100 177 31.3 50.8 
Table 1. Simulation data of a voltage follower with the LM358 to determine its output impedance.  
  
As the load is made heavier, the geometric gap between 𝑓𝑝𝑒𝑎𝑘 and 𝑓𝑝𝑜𝑙𝑒 gets broader 
while 𝑟𝑜 settles toward an idealized value of 50 Ω.  
 It may sound reasonable to look at Figure 9 and judge the overshoot from a 1 nF 
load as acceptable, but would be a misguided approach to solely rely on simulation data. 
10 nF 
100 nF 
1 nF 
100 nF 
1 nF 
10 nF 
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Performing this experiment in a lab with an actual device tells a completely different 
story.  
 
  
  
 
 
 
 
 
 
 
 
Figure 10. LM358 powered from ±5V supply configured as follower with grounded input (above). Vout is 
probed with loads 4.7 nF (top left) and 47 nF (bottom left). 
 
Oscilloscope captures show the op-amp attempting to drive 4.7n and 47n load 
capacitances where the output is oscillating with a grounded input. It’s unable to maintain 
a virtual short between the input terminals due to low phase margin, so negative feedback 
becomes positive feedback. 
 
Characterizing the LM358 Op-Amp 
 To characterize gain and bandwidth, the device is configured as a non-inverting 
amplifier with weak feedback and closed-loop gain of -10, as shown in Figure 6. The 
input frequency is swept from 1 kHz to 25 kHz and at each data point open-loop gain and 
GBW are calculated using Equation 2.1. Below 1 kHz, the inverting terminal voltage, 𝑉𝑛, 
is imperceptible due to oscilloscope accuracy and above 25 kHz, the output becomes too 
C,load = 4.7nF 
C,load = 47nF 
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distorted for a reliable measurement due to the op-amp’s inherent nonlinearity.  GBW is 
averaged over measurements where distortion is minimal. 
 To characterize 𝑟𝑜, the device is placed in a voltage follower configuration with 
varying capacitive loads at the output, as shown in Figure 7. The oscillation frequency is 
observed which allows 𝑓𝑝2
′  and 𝑟𝑜 to be calculated using Equations 2.2 and 2.3.  
 
 
 Figure 11. Open loop gain drops at 20db/dec as expected. Average GBW is 1.18 MHz.  
 
 
Figure 12. Oscillation frequency and output impedance is much higher than predicted by simulations.  
 
C,load (nF) f,osc (kHz) f,pole (kHz) 𝒓𝒐 (Ω) 
1 450 171.6 927 
4.7 120 12.2 2775 
10 100 8.5 1878 
47 79.1 5.3 639 
100 67.7 3.9 410 
Table 2. The secondary pole is displaced to an extremely low frequency. 
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 The open-loop gain Bode plot shows the expected linear decline in gain versus 
frequency. GBW fluctuates with a slightly better than expected average of 1.18 MHz. 
However, the observed oscillation frequency, pole frequency, and output resistance are 
wildly divergent from what simulations had predicted revealing the situation to be much 
worse than expected.  
 
2.3.2 LMC662  
Investigating Instability 
 Simulations below present the op-amp’s frequency and step responses. 
 
Figure 13. Gain peaks at the loop’s natural frequency, at which the ringing oscillates. 
 
An increasing magnitude of instability can be seen over three decades of heavy loading 
from 1 nF to 100 nF. Resonance-like gain peaking in the frequency domain manifests 
itself as unforced oscillations in time domain where the frequency of ringing is 
approximately where the peak occurs. The feedback continues to oscillate even after an 
impulse occurs at 50 µs. By noting this frequency the parasitic pole and 𝑟𝑜 can be 
calculated using Equations 2.2 and 2.3, the results of which are tabulated in Table 3. 
GBW is assumed to 1.4 MHz as claimed by datasheet. 
 
 
 
 
 
10 nF 
100 nF 
1 nF 
10 nF 
100 nF 
1 nF 
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C,load (nF) f,peak (kHz) f,pole (kHz) 𝒓𝒐 (Ω) 
1 862 530.7 299.9 
2.2 630 283.5 255.2 
4.7 472 159.1 212.8 
10 354.6 89.8 177.2 
22 262 49.0 147.5 
47 193.3 26.7 126.9 
100 140.1 14.0 113.5 
Table 3. Simulation data of a voltage follower with the LMC662 to determine its output impedance. 
 
As the load is made heavier, the geometric gap between 𝑓𝑝𝑒𝑎𝑘 and 𝑓𝑝𝑜𝑙𝑒 gets broader 
while 𝑟𝑜 settles toward an idealized value of around 100 Ω.  
 It may sound reasonable to look at Figure 13 and judge the overshoot from a 1 nF 
load as acceptable, but it would be a misguided approach to solely rely on simulation 
data. Performing this experiment in a lab with an actual device tells a slightly different 
story.  
 
 
 
 
 
 
 
 
 
 
Figure 14. LMC662 powered from ±5V supply configured as follower with grounded input (above). Vout is 
probed with loads 4.7 nF (top left) and 47 nF (bottom left). 
C,load = 4.7nF 
C,load = 47nF 
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Characterizing the LMC662 Op-Amp 
 Gain and bandwidth are characterized using a non-inverting configuration, as 
shown in Figure 6. The input frequency is swept from 1 kHz to 1.4 MHz (claimed GBW) 
and open-loop gain and GBW are calculated using Equation 2.1. GBW is averaged over 
measurements where distortion is minimal. To characterize 𝑟𝑜, the device is placed in a 
voltage follower configuration with varying capacitive loads at the output, as shown in 
Figure 7. The oscillation frequency is observed which allows 𝑓𝑝2
′  and 𝑟𝑜 to be calculated 
using Equations 2.2 and 2.3.  
 
 
Figure 15. Open loop gain drops at 20db/dec as expected. Average GBW is 1.79 MHz. 
 
 
Figure 16. Oscillation frequency and output impedance is much higher than predicted by simulations.  
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C,load (nF) f,osc (kHz) f,pole (kHz) 𝒓𝒐 (Ω) 
1 570 181.5 877 
4.7 286 45.7 741 
10 217 26.3 605 
47 157 13.8 246 
100 129 9.3 171 
Table 4. The secondary pole is displaced to an extremely low frequency. 
 
 The open-loop gain Bode plot shows the expected linear decline in gain versus 
frequency. GBW is relatively flat over frequency with a better than expected average of 
1.79 MHz. However, the observed oscillation frequency, pole frequency, and output 
resistance are very different from what simulations had predicted revealing the situation 
to be much worse than expected.   
 
2.3.3  LTC6084 
Investigating Instability 
 Simulations below present the op-amp’s frequency and step responses. 
 
Figure 17. Gain peaks at the loop’s natural frequency, at which the ringing oscillates. 
 
The transient simulation shows an increasing magnitude of instability can be seen over 
three decades of heavy loading from 1 nF to 100 nF. On the contrary, only the 1 nF load 
exhibits gain peaking in the frequency domain while the other two have a slight hump, 
yet their feedback continues to oscillate even after an impulse occurs at 50 µs. By noting 
this frequency the parasitic pole and 𝑟𝑜 can be calculated using Equations 2.2 and 2.3, the 
10 nF 
100 nF 
1 nF 
10 nF 
100 nF 
1 nF 
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results of which are tabulated in Table 5. GBW is assumed to 1.5 MHz as claimed by 
datasheet. 
C,load (nF) f,peak (kHz) f,pole (kHz) 𝒓𝒐 (Ω) 
1 1000 666.7 238.7 
2.2 739 364.1 198.7 
4.7 521 181.0 187.1 
10 356 84.5 188.4 
22 240 38.4 188.4 
47 172 19.7 171.7 
100 133 11.8 135.0 
Table 5. Simulation data of a voltage follower with the LTC6084 to determine its output impedance. 
 
As the load is made heavier, the geometric gap between 𝑓𝑝𝑒𝑎𝑘 and 𝑓𝑝𝑜𝑙𝑒 gets broader 
while 𝑟𝑜 settles toward a possibly idealized value of around 100 Ω.  
 It may sound reasonable to look at Figure 17 and judge the ringing from a 1 nF 
load as acceptable, but it would be a misguided approach to solely rely on simulation 
data. Performing this experiment in a lab with an actual device tells a different story.  
 
  
 
 
 
 
 
 
 
 
Figure 18. LTC6084 powered from ±2.5V supply configured as follower with grounded input (above). Vout 
is probed with loads 4.7 nF (top left) and 47 nF (bottom left). 
C,load = 4.7nF 
C,load = 47nF 
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Characterizing the LTC6084 Op-Amp 
 Gain and bandwidth are characterized using a non-inverting configuration, as 
shown in Figure 6. The input frequency is swept from 1 kHz to 1.5 MHz (claimed GBW) 
and open-loop gain and GBW are calculated using Equation 2.1. GBW is averaged over 
measurements where distortion is minimal. To characterize 𝑟𝑜, the device is placed in a 
voltage follower configuration with varying capacitive loads at the output, as shown in 
Figure 7. The oscillation frequency is observed which allows 𝑓𝑝2
′  and 𝑟𝑜 to be calculated 
using Equations 2.2 and 2.3.  
 
 
Figure 19. Open loop gain drops at 20db/dec as expected. Average GBW is 2.1 MHz. 
 
 
Figure 20. Oscillation frequency and output impedance is much higher than predicted by simulations.  
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C,load (nF) f,osc (kHz) f,pole (kHz) 𝒓𝒐 (Ω) 
1 834 331.2 481 
4.7 240 27.4 1235 
10 130 8.0 1978 
47 70.5 2.4 1431 
100 58 1.6 994 
Table 6. The secondary pole is displaced to an extremely low frequency.  
 
 The open-loop gain Bode plot shows the expected linear decline in gain versus 
frequency. GBW is relatively flat over frequency with a better than expected average of 
2.1 MHz. However, the observed oscillation frequency, pole frequency, and output 
resistance are very different from what simulations had predicted revealing the situation 
to be much worse than expected.   
 
2.4  Summarized Results and Discussion 
 Follower and gain circuits assembled using three different op-amps were 
simulated and tested. All three performed better in terms of GBW than what was claimed 
in their respective datasheets, but driving capacitive loads had wildly different results 
between experiment and simulation.  The table below summarizes some of the more 
interesting data collected in the previous section. 
 
   CL = 1 nF CL = 10 nF  
Op-amp 𝒇𝒖 (MHz) 
(nominal) 
 𝒇𝒖 (MHz) 
(measured) 
𝒓𝒐 (Ω) 
simulated 
𝒓𝒐 (Ω) 
measured 
𝒓𝒐 (Ω) 
simulated 
𝒓𝒐 (Ω) 
measured 
CL 
rating 
LM358 1.1 1.2 192 927 57 1878 50 pF 
LMC662 1.4 1.79 300 877 177 605 100 pF 
LTC6084 1.5 2.1 239 481 188 1978 150 pF 
Table 7. Expected vs. mesaured values of GBW and output imepdance (for 1 and 10 nF loads only).  
 
The measured values of the perceived output impedance were a lot higher than expected. 
More than anything, it highlights the fact SPICE models and simulations can be 
unreliable in certain situations. These op-amps are rated to drive up to a hundred or so 
pF’s stably with tolerable overshoot, so even a 1 nF load is extremely heavy.  
 It is important to recognize that SPICE assumes perfect linearity especially in AC 
or frequency response simulations. Yet the oscilloscope captures in Figure 10, Figure 14, 
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and Figure 18 illustrate largely nonlinear behavior, which has small effect on measuring 
the true value of gain or output impedance. To make matters worse, real circuits are also 
affected by voltage supply, temperature, wiring/routing, supply noise, and many others 
that simulations do not normally account for all together. It was noticed that the output 
oscillation frequency varied slightly if the supply was changed from 5 V to 10 V, for 
example, but this was not the case in simulations.  
 But to allay any concerns, the frequency compensation techniques developed in 
subsequent chapters are relatively forgiving and cooperative with inaccuracy in 
measurements.   
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Chapter 3: Modeling the System 
3.1  Review of Relevant Feedback Control Theory 
 Before diving into a model that allows an analytical study of feedback instability, 
an overview of relevant feedback circuit theory may be useful. Figure 21 illustrates a 
general feedback control system where A(s) and F(s) are the feedforward and feedback 
networks, respectively.   
 
 
Figure 21. Generic controls system with A(s) forwardforward and F(s) feedback.  
 
Since the output of 𝐹(𝑠) is equal to 𝐹(𝑠)𝑌(𝑠), the summing junction creates an error 
signal by subtracting 𝐹(𝑠)𝑌(𝑠)from 𝑋(𝑠). Then, 𝑌(𝑠) is the product of the error signal 
and 𝐴(𝑠). 
 𝐸(𝑠) = 𝑋(𝑠) − 𝐹(𝑠)𝑌(𝑠) (3.1) 
 𝑌(𝑠) = 𝐴(𝑠)[𝑋(𝑠) − 𝐹(𝑠)𝑌(𝑠)] (3.2) 
Rearranging the second equation, the closed-loop transfer function can be obtained. 
 𝐻(𝑠) =
𝑌(𝑠)
𝑋(𝑠)
=
𝐴(𝑠)
1 + 𝐴(𝑠)𝐹(𝑠)
 (3.3) 
A(s) is typically defined as the open-loop transfer function, where if the loop is broken 
then G(s) = 0, then H(s) = A(s). In a stable system, the error term is minimized because 
the output of G(s) is identical to the input signal, which would imply the system output is 
also identical to the input. Note that the denominator of H(s) in this form is known as the 
characteristic equation when set equal to 0. It can be used to find the system poles, 
natural frequency, and damping ratio.   
 Applying these principles to op-amp circuits, the feedforward gain must be very 
high to ensure the closed loop transfer characteristic with negative feedback is 
approximately independent of op-amp gain. In other words, feedback provides gain 
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desensitization so closed loop gain is insensitive to open-loop gain.  This is more 
apparent at low frequencies when the closed loop transfer function becomes 
 𝐻 =
𝐴0
1 + 𝐴0𝛽
≈
1
𝛽
(1 −  
1
𝐴0𝛽
) (3.4) 
where 𝐴0 and 𝛽 are the DC gains of A(s) and F(s), respectively. When 𝐴0 is very large 
the closed-loop transfer will be approximately 1/𝛽. Even if 𝐴0 varies by a factor of 2, 𝐻 
is only affected by a small percentage because 1/𝐴0𝛽 ≪ 1.  
 However, this is hardly the case at higher frequencies because the feedforward 
amplifier has a single-pole response as given below, where 𝜔𝑜 is the -3db frequency 
associated with an op-amps dominant pole.  
 𝐴(𝑠) =
𝐴0
1 + 𝑠/𝜔𝑜
 (3.5) 
Using this, the closed-loop transfer function can be expressed for high frequency gain.  
 𝐻(𝑠) =
𝐴0
1 + 𝑠/𝜔𝑜
1 + 𝛽
𝐴0
1 + 𝑠/𝜔𝑜
=
𝐴0
1 + 𝛽𝐴0
1 +
𝑠
(1 + 𝛽𝐴0)𝜔𝑜
 (3.6) 
The denominator provides the pole location at (1 + 𝛽𝐴0)𝜔𝑜 which has now increased by 
a factor of (1 + 𝛽𝐴0) compared to the open-loop pole. The extension in bandwidth does 
come at the cost of a proportional reduction in loop gain such that the gain-bandwidth 
product remains constant for an op-amp.  
 Another important property of closing the loop with negative feedback is 
nonlinearity suppression. Nonlinearity can be regarded as variation in the small signal 
transconductance or voltage gain with respect to the input swing or DC level. Because 
negative feedback keeps closed-loop gain constant and independent of open-loop gain, 
distortion from any change in a transistor’s or amplifier V/I transfer curve is reduced.  
   
3.2  Summing Junction and Integrator Model of an Op-Amp  
 To model the closed-loop system with a parasitic pole, the voltage follower 
configuration is used as it presents the worst case scenario for stability. This is because a 
feedback factor of 𝛽 = 1 offers the strongest possible feedback.  
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Figure 22. Op-amp modeled as smming junction, integrator, and output impedance.  
 
A very large open-loop DC gain 𝐴𝐷𝐶 is assumed so the closed-loop gain is 1/𝛽 ≅ 1 for a 
follower. The op-amp is taken to be a summing junction, integrator with a bandwidth of 
𝜔𝑢, and output impedance 𝑟𝑜 loaded by 𝐶𝐿 around which the loop is closed. This forms a 
second order control loop because there are two integrators: the op-amp and 𝐶𝐿. Figure 
22 illustrates an idealized op-amp model that is used for the present argument. It is 
derived and discussed in greater detail in the Appendix. 
 Since 𝑟𝑜 and 𝐶𝐿 have a transfer characteristic of their own, they can be put into a 
separate cascade Laplace block, where  
 𝑇(𝑠) =
1
𝑟𝑜𝐶𝐿𝑠 + 1
 (3.7) 
 
 
Figure 23. Ouput impedance and load are lumped into a transfer block.  
 
It is known that the transfer function of two cascaded Laplace blocks is the product of 
their individual transfer functions, so the feedforward transfer can be easily found: 
𝐴(𝑠) =
𝜔𝑢
𝑠
∗ 𝑇(𝑠). Then, as derived in §3.1, the closed-loop transfer function can be 
written as 
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 𝐻(𝑠) =
𝐴(𝑠)
1 + 𝐴(𝑠)𝐹(𝑠)
=
𝜔𝑢
𝑠
1
𝑟𝑜𝐶𝐿𝑠 + 1
1 +
𝜔𝑢
𝑠
1
𝑟𝑜𝐶𝐿𝑠 + 1
 (3.8) 
From this transfer function, the characteristic equation of this control loop is apparent 
 1 +
𝜔𝑢
𝑠
1
𝑟𝑜𝐶𝐿𝑠 + 1
= 0 (3.9) 
Rearranging the equation and comparing it to the standard form clearly reveals a second 
order system. 
 𝑠2 +
𝑠
𝑟𝑜𝐶𝐿
+
𝜔𝑢
𝑟𝑜𝐶𝐿
= 0 ⟺ 𝑠2 + 2𝜁𝜔𝑛𝑠 + 𝜔𝑛
2 = 0 (3.10) 
Now, the poles, damping ratio, and natural frequency can easily be extracted. 
 𝑝1, 𝑝2 = −
1
2𝑟𝑜𝐶𝐿
± √
1
4𝑟𝑜2𝐶𝐿
2 −
𝜔𝑢
𝑟𝑜𝐶𝐿
 (3.11) 
 𝜔𝑛 = √
𝜔𝑢
𝑟𝑜𝐶𝐿
 (3.12) 
 𝜁 =
1
2√𝑟𝑜𝐶𝐿𝜔𝑢
 (3.13) 
Interestingly, the natural frequency equation 3.12 is the same as equation 2.3 that predicts 
where the op-amp will oscillate except with  𝑓𝑝2
′ =
1
2𝜋𝑟𝑜𝐶𝐿
 is substituted in and rearranged. 
Fortunately, both natural frequency and damping ratio depend on the same measurable or 
known quantities. Once 𝑟𝑜 has been estimated from the measured oscillation frequency 
(𝜔𝑛 or 𝑓𝑛), the system can be shown to be underdamped (𝜁 < 1).  
 Revisiting the characteristic equation standard form in equation 3.10, it describes 
a classical second-order homogenous system for which the poles are given by 
 𝑝1, 𝑝2 = −𝜁𝜔𝑛 ± 𝜔𝑛√𝜁2 − 1 (3.14) 
where if 𝜁 < 1 the poles form a complex conjugate pair. Figure 24 illustrates, on a pole-
zero plot, the relationship between the damping ratio and how complex the poles become. 
They lie in a semi-circle about the origin with a radius defined by 𝜔𝑛 and the angle by 𝜁.  
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Figure 24. Poles become more complex as damping ratio decreases. 
 
Jumping back to op-amps, frequency response can also be viewed on a pole-zero plot 
where, by design, the two main poles are set very far apart on the real-axis. However, 
with heavy capacitive loading, the secondary pole to the right gets pulled back and split 
into a pair of complex poles, as illustrated by the system’s root locus in Figure 25. They 
then begin to cause oscillatory behavior parasitic to the control loop.  
 
 
Figure 25. Root locus of op-amp modeled as a control system. Dominant and secdonary poles come 
together and become complex. 
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3.3  Compensating the Feedback 
 Op-amp characterization methods have been outlined to allow calculation of 
transfer and loop characteristics. It has been shown that using the instability oscillation 
frequency (𝑓𝑛 𝑜𝑟 𝑓𝑜𝑠𝑐) 𝑟𝑜 and 𝜁 can be estimated for a given device with feedback. So the 
challenge remains of the how the system can be modified toward a critically damped 
(𝜁 = 1) state. The modular nature of the control loop does however serve a possible 
remedy. The contents of 𝑇(𝑠) are more easily accessible than the other two elements of 
the loop (Figure 23), and currently 𝑟𝑜 and 𝐶𝐿 occupy this Laplace block.  
 
 
Figure 26. T(s) can be supplemented with a compensation network that could stabalize feedback. 
 
Zooming in on 𝑇(𝑠), it lends itself to one possible class of solutions where a frequency 
compensation network is inserted between the op-amp and load. The rest of this thesis is 
dedicated to further developing this block and possible R-C networks that can be used. 
 Chapter 4 will present the commonly used method of using a shunt resistor to 
lower the output impedance, as well as the complementary method of using a series 
capacitor to lower the load capacitance, and generalize them into a composite method that 
uses both. Relevant loop parameters will be derived and selecting right values will be 
discussed. Chapter 5 is a step-by-step guide to designing this compensation network that 
considers tradeoffs. Finally, Chapter 6 summarizes results of simulations and lab 
experiments of the composite compensation network successfully being used with the op-
amps from Chapter 2.  
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Chapter 4: Proposed Solutions 
4.1  Method 1: Shunt Resistor 
 Placing a shunt resistor at the output is a commonly used tactic in an attempt to 
lower the op-amp’s output impedance. This section will analyze its effect on a closed-
loop system, look at how the open-loop response is affected, and show a practical 
implementation.  
 
 
Figure 27. A resitor shunted to ground at the op-amp output biases the output stage with more current.  
 
The compensation network 𝑇1 transfer characteristic is given below. Comparing it with 
Equation 3.7 (without 𝑅1), it is obvious that 𝑅1 will influence the closed-loop.  
 𝑇1(𝑠) =
𝑅1
𝑅1𝑟0𝐶𝐿𝑠 + 𝑅1 + 𝑟𝑜
 (4.1) 
 
4.1.1  Closed-Loop Analysis with Example Application 
 Looking into the output, the equivalent resistance seen is 𝑟𝑜||𝑅1, as illustrated in 
Figure 27. At the device level, the shunt resistor actually biases the output stage at a 
larger DC current, which increases its transconductance but reduces its output impedance 
to maintain a buffer gain 𝑔𝑚𝑟𝑜 of 1. However, 𝑟𝑜 and 𝑅1 form a voltage divider which 
ends up changing loop dynamics. The new characteristic equation from the closed-loop 
transfer function, rearranged into standard form, is given below.  
 𝑠2 +
(𝑅1 + 𝑟𝑜)
𝑅1𝑟0𝐶𝐿
𝑠 +
𝜔𝑢
𝑟𝑜𝐶𝐿
= 0 (4.2) 
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From here, it is straightforward to extract once again the poles, natural frequency, and 
damping ratio.  
 𝑝1, 𝑝2 = −
(𝑅1 + 𝑟𝑜)
2𝑅1𝑟𝑜𝐶𝐿
± √
(𝑅1 + 𝑟𝑜)2
4𝑅1
2𝑟𝑜2𝐶𝐿
2 −
𝜔𝑢
𝑟𝑜𝐶𝐿
 (4.3) 
 𝜔𝑛 = √
𝜔𝑢
𝑟𝑜𝐶𝐿
 (4.4) 
 𝜁 =
(1 +
𝑟𝑜
𝑅1
)
2√𝑟𝑜𝐶𝐿𝜔𝑢
 (4.5) 
Equations 4.3 through 4.5 reveal a few very important outcomes. The introduction of 𝑅1 
has no effect the natural frequency and damping ratio is now tunable through 𝑅1, as 
compared with Equations 3.12 and 3.13. Obtaining well-behaved feedback then becomes 
a matter of selecting the proper value for 𝑅1.  
 Consider a real-world application where a device has been characterized with 
𝑟𝑜 = 100 Ω , 𝑓𝑢 = 1 𝑀𝐻𝑧, and 𝐶𝐿 = 50 𝑛𝐹. From Equation 3.13, it can be shown that 
𝜁 ≪ 1: 
 𝜁 =
1
2√100 ∗ 50 ∗ 10−9 ∗ 2𝜋 ∗ 106
= 0.0892 (4.6) 
A real circuit so underdamped is likely to exhibit sustained oscillations. Then, with 𝑅1 
added in, 𝜁 can be se to 1 for a critically damped system, or to 0.707 for a Butterworth 
response with a maximally flat passband (frequency response).  Setting 𝜁 = 0.707 in 
Equation 4.5, an appropriate value for 𝑅1 can be obtained: 
 0.707 =
(1 +
100
𝑅1
)
2√100 ∗ 50 ∗ 10−9 ∗ 2𝜋 ∗ 106
⟹ 𝑅1 = 14.4 Ω 
(4.7) 
Although it is not practical to load an op-amp with such a small-valued resistor 
(something that will be dealt with in a later section), this will dampen out the natural 
frequency with minimal overshoot in the impulse response.  
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4.1.2  Open-Loop Analysis with Example Application 
 Opening the loop, only the feedforward (loop forward gain) remains, but it is 
enough to evaluate system stability with simple feedback present. Recall that 𝐴(𝑠) =
𝜔𝑢
𝑠
∗ 𝑇(𝑠), the loop gain can be written using the compensation network 𝑇1(𝑠): 
 𝐴1(𝑠) =
𝜔𝑢
𝑠
∗
𝑅1
𝑅1𝑟0𝐶𝐿𝑠 + 𝑅1 + 𝑟𝑜
  
 =
𝜔𝑢
𝑠
∗
𝑅1
𝑅1 + 𝑟𝑜
∗
1
(𝑅1||𝑟0)𝐶𝐿𝑠 + 1
 (4.8) 
From the open-loop transfer function, it can be seen that introducing 𝑅1 into the circuit 
shifts the parasitic (secondary) pole to a higher frequency 
1
(𝑅1||𝑟0)𝐶𝐿
  at the cost of reduced 
gain by a factor of 
𝑅1
𝑅1+𝑟𝑜
. If the pole has been shifted far enough, unity-gain will occur at 
𝜔𝑢
1+𝑟𝑜/𝑅1
, as illustrated in Figure 28 below.  
 
 
Figure 28. Secondary pole is shifted out, but open-loop gain is reduced. 
 
 When feedback is applied, a second-order type-I control system is formed (two 
poles, one integrator). With one pole near the origin, and as long as the other occurs 
beyond the unity-gain, phase margin is greater than 45° and stability is maintained. The 
preferred location for the second pole is at twice the unity-gain frequency, which results 
in a Butterworth response. This constraint can be realized by deriving a closed-form 
expression for 𝑅1. 
 
1
(𝑅1||𝑟0)𝐶𝐿
= 2 ∗
𝜔𝑢
1 + 𝑟𝑜/𝑅1
 (4.9) 
𝜔𝑢
1 + 𝑟𝑜/𝑅1
 
𝜔𝑝 =
1
𝐶𝐿(𝑟𝑜||𝑅1)
 
−20 𝑑𝐵/𝑑𝑒𝑐 
−40 𝑑𝐵/𝑑𝑒𝑐 
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 𝑅1 =
𝑟0
√2𝑟𝑜𝐶𝐿𝜔𝑢 − 1
 (4.10) 
 In fact, Equation 4.10 is a rearranged form of Equation 4.5 with 𝜁 = 1/√2 (or 
0.707). So once again, considering a real-world application where a device has been 
characterized with 𝑟𝑜 = 100 Ω , 𝑓𝑢 = 1 𝑀𝐻𝑧, and 𝐶𝐿 = 50 𝑛𝐹. The same value for 𝑅1 
can be obtained with Equation 4.10. 
 𝑅1 =
100
√2 ∗ 100 ∗ 50 ∗ 10−9 ∗ 2𝜋 ∗ 106 − 1
= 14.4 Ω (4.11) 
 
4.1.3  Practical Implementation Requires an Additional Capacitor 
 A shunt resistor by itself is an impractical solution. Because of its small value, a 
large amount of DC current would be demanded such that the op-amp might shut down 
or its slewing action would never allow steady state to be reached. A simple way around 
this is to place a DC-blocking capacitor in series with the compensation resistor. In 
literature, this is known as an “RC Snubber” that prevents conduction of DC current in 
addition to acting as energy-absorbing element used to suppress voltage transients 
(overshoot, in this case). The value of this capacitor should be large relative to the 
frequencies of operation such that it does not interfere with the resistor’s compensating 
action and can be ignored in the transfer function. 
 
 
Figure 29. R1 is typically small in value, so C1 prevents it from conducting a large current.  
 
For this to be an effective strategy, the DC-blocking capacitor should act as a short-
circuit at higher frequencies while absorbing or blocking lower frequencies. Thus, its 
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reactance should be small compared to 𝑅1 at the unity-gain frequency by at least an order 
of magnitude. An inequality can be expressed under this constraint. 
 𝑅1 > 10 ∗ |𝑋𝐶1| 𝑎𝑡 𝜔 =
𝜔𝑢
1 + 𝑟𝑜/𝑅1
 (4.12) 
 𝐶1 > 10 ∗
1 + 𝑟𝑜/𝑅1
𝑅1𝜔𝑢
 (4.13) 
 Consider, this time, a compensation simulation with the LM358. Parameters 
extracted from simulated characterization are 𝑓𝑢 ≈ 1 𝑀𝐻𝑧 and 𝑟𝑜 ≈ 51 Ω for 𝐶𝐿 =
50 𝑛𝐹. Using these numbers values for shunt resistor 𝑅1 and DC-blocking capacitor 
𝐶1can be determined using Equations 4.10 and 4.13. 
𝑅1 =
51
√2 ∗ 51 ∗ 50 ∗ 10−9 ∗ 2𝜋 ∗ 106 − 1
= 10.9 Ω 
 
𝐶1 > 10 ∗
1 + 51/10.9 
10.9 ∗ 2𝜋 ∗ 106
⟹ 𝐶1 > 0.83 𝑢𝐹 
(4.14) 
A reasonable standard value of 𝐶1 = 1 𝑢𝐹 can be chosen to ensure low reactance at high 
frequencies. Figure 30 below shows simulations of impulse and frequency response for 
an LM358 op-amp that is compensated and uncompensated.  
 
  
Figure 30. Shunt compensation eliminates ringing and gain peaking. 
 
When uncompensated, there is severe ringing in the time domain that is reflected as a 
sharp resonance in the frequency domain. When compensated, a small amount of 
overshoot in time and frequency can also be seen, both of which are most likely artifacts 
of a Butterworth response with 𝜁 = 0.707. 
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 However, this compensation strategy ends up being expensive because the op-
amp must drive not only the load, but also the RC snubber network. As simulated in 
Figure 31, the AC current through the R1-C1 branch is about 26 dB (20x) larger than the 
current through the 50 nF load capacitor. Current conduction has increased by a factor 
approximately 1 + 𝐶𝐿/𝐶1, which is 21 in this case.  
 
 
Figure 31. At lower frequencies, C1 conducts 20 times more current than the load. 
 
4.2  Method 2: Series Capacitor 
 Placing a capacitor in series with the load is a method not found in literature, but 
the principle behind it is complementary to using a shunt resistor for dealing with the 
1/𝑟𝑜𝐶𝐿 parasitic pole. Instead of lowering resistance, this circuit attempts to lower the 
equivalent capacitance, which is realized as the series combination of the compensation 
capacitor and load capacitor. 
 
 
Figure 32. A series capacitor reduces the load capacitance seen. The “||” operator defines 𝐶1𝐶𝐿/(𝐶1 + 𝐶𝐿). 
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The compensation network 𝑇2 transfer characteristic is given below. Comparing it with 
Equation 3.7 (without 𝐶1), it is obvious that 𝐶1 will influence the closed-loop.  
 𝑇2(𝑠) =
𝐶1
𝑟0𝐶𝐿𝐶1𝑠 + 𝐶𝐿 + 𝐶1
 (4.15) 
 
4.2.1  Closed-Loop Analysis with Example Application 
 Looking out of the op-amp, the equivalent capacitance seen is 
𝐶1𝐶𝐿 
𝐶1+𝐶𝐿 
, as illustrated 
in Figure 32. Here, 𝐶1 and 𝐶𝐿 forms a voltage divider where feedback is taken which 
affects loop dynamics. The new characteristic equation from the closed-loop transfer 
function, rearranged into standard form, is given below. 
 𝑠2 +
(𝐶𝐿 + 𝐶1)
𝑟0𝐶1𝐶𝐿
𝑠 +
𝜔𝑢
𝑟𝑜𝐶𝐿
= 0 (4.16) 
From Equation 4.16 the resemblance between shunt resistor and series capacitor 
compensation becomes more clear. Poles, natural frequency, and damping ratio are 
extracted below using this equation.  
 𝑝1, 𝑝2 = −
(𝐶𝐿 + 𝐶1)
2𝑟𝑜𝐶1𝐶𝐿
± √
(𝐶𝐿 + 𝐶1)2
4𝑟0
2𝐶1
2𝐶𝐿
2 −
𝜔𝑢
𝑟𝑜𝐶𝐿
 (4.17) 
 𝜔𝑛 = √
𝜔𝑢
𝑟𝑜𝐶𝐿
 (4.18) 
 𝜁 =
(1 +
𝐶𝐿
𝐶1
)
2√𝑟𝑜𝐶𝐿𝜔𝑢
 (4.19) 
As expected, the additoin of 𝐶1 has no effect on the loop’s natural frequency, and the 
damping ratio becomes tunable in terms of this capacitor. Obtainig well-behaved 
feedback is now a matter of selecting a proper value for 𝐶1.  
 Consider the same real-world application as before with 𝑟𝑜 = 100 Ω , 𝑓𝑢 =
1 𝑀𝐻𝑧, and 𝐶𝐿 = 50 𝑛𝐹. From Equation 3.13, it was shown that 𝜁 = 0.0892 which is 
small enough for sustained oscillations in a real circuit. By 𝜁 = 0.707 and solving 
Equation 4.19 for 𝐶1, the control loop can be tuned for a Butterworth response that 
dampens out oscillations quickly. 
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0.707 =
(1 +
50 ∗ 10−9
𝐶1
)
2√100 ∗ 50 ∗ 10−9 ∗ 2𝜋 ∗ 106
⟹ 𝐶1 = 7.22 𝑛𝐹 
(4.20) 
With this value for 𝐶1, the capacitive load seen by the op-amp is brought down to a more 
manageable 𝐶𝑒𝑞 = 6.3 𝑛𝐹 so the parasitic pole is shifted back outward by a factor of 
almost 7. 
 
4.2.2  Open-Loop Analysis with Example Application 
 Opening the loop, the forward gain can be written using compensation network 
𝑇2’s transfer funciton. 
 𝐴2(𝑠) =
𝜔𝑢
𝑠
∗
𝐶1
𝑟0𝐶𝐿𝐶1𝑠 + 𝐶𝐿 + 𝐶1
  
 
=
𝜔𝑢
𝑠
∗
𝐶1
𝐶1 + 𝐶𝐿
∗
1
𝑟𝑜
𝐶1𝐶𝐿
𝐶1 + 𝐶𝐿
𝑠 + 1
 
(4.21) 
From the open-loop transfer function, it can be seen that introducing 𝐶1 into the circuit 
shifts the parasitic (secondary) pole to a higher frequency 
1
𝑟𝑜
𝐶1𝐶𝐿
𝐶1+𝐶𝐿
 at the cost of reduced 
gain by a factor of 
𝐶1
𝐶1+𝐶𝐿
. If the pole has been shifted far enough, unity-gain will occur at 
𝜔𝑢
1+𝐶𝐿/𝐶1
 as illustrated in Figure 33 below.  
 
 
 Figure 33. Secondary pole is shifted out, but open-loop gain is reduced. 
 
𝜔𝑢
1 + 𝐶𝐿/𝐶1
 
𝜔𝑝 =
1
𝑟𝑜
𝐶1𝐶𝐿
𝐶1 + 𝐶𝐿
 
−20 𝑑𝐵/𝑑𝑒𝑐 
−40 𝑑𝐵/𝑑𝑒𝑐 
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 With feedback applied, a second-order, type-I (two poles, one integrator) control 
system si fromed. With one pole at the origin, and as long as the other occurs beyond the 
unity-gain frequency, phase margin is greater than 45° and stability is maintained. The 
preferred location for the second pole is at twice the unity-gain frequency, which results 
in a Butterworth response. This constraint can be realized by deriving a closed-form 
expression for 𝐶1. 
 
1
𝑟𝑜
𝐶1𝐶𝐿
𝐶1 + 𝐶𝐿
 = 2 ∗
𝜔𝑢
1 + 𝐶𝐿/𝐶1
 
(4.22) 
 𝐶1 =
𝐶𝐿
√2𝑟𝑜𝐶𝐿𝜔𝑢 − 1
 (4.23) 
 In fact, Equation 4.23 is a rearranged form of Equation 4.19 with 𝜁 = 1/√2 (or 
0.707). So once again, considering an application with 𝑟𝑜 = 100 Ω , 𝑓𝑢 = 1 𝑀𝐻𝑧, and 
𝐶𝐿 = 50 𝑛𝐹. The same value for 𝐶1 can be obtained using Equation 4.23. 
 
𝐶1 =
50 ∗ 10−9
√2 ∗ 100 ∗ 50 ∗ 10−9 ∗ 2𝜋 ∗ 106 − 1
= 7.22 𝑛𝐹 
(4.24) 
 
4.2.3  Practical Implementation Requires an Additional Resistor 
 A series capacitor by itself is an impractical solution because the series connetion 
of 𝐶1 and 𝐶𝐿 causes 𝑉𝑜 to become an isolated node with no DC path to any other node. It 
does not have a deterministic initial condition and is not capable driving any feedback. 
This problem is easily alleviated by placing a resistor in parallel with 𝐶1 to provide a DC 
path to and from the 𝑉𝑜 node. The value of this resistor should be large so it does not 
interfere with the capacitor’s compensating action and can be ignored in the transfer 
function. 
 
 
Figure 34. The output node becomes isolated, so an additional R1 is needed to provide a DC path to it. 
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For this to be an effective strategy 𝑅1 should be larger in value than the reactance of 𝐶1 at 
the unity-gain frequency by at least an order of magnitude. An inequality can be 
expressed under this constraint.  
 𝑅1 > 10 ∗ |𝑋𝐶1| 𝑎𝑡 𝜔 =
𝜔𝑢
1 + 𝐶𝐿/𝐶1
 (4.25) 
 𝑅1 > 10 ∗
1 + 𝐶𝐿/𝐶1
𝐶1𝜔𝑢
 (4.26) 
 Consider again a compensation simulation with the LM358 𝑓𝑢 ≈ 1 𝑀𝐻𝑧 and 𝑟𝑜 ≈
51 Ω for 𝐶𝐿 = 50 𝑛𝐹. Using these numbers for series capacitor 𝐶1 and parallel resistor 
𝑅1can be determined using Equations 4.23 and 4.26. 
𝐶1 =
50 ∗ 10−9
√2 ∗ 51 ∗ 50 ∗ 10−9 ∗ 2𝜋 ∗ 106 − 1
= 10.7 𝑛𝐹 
 𝑅1 > 10 ∗
1 + (50/10.7) 
10.7 ∗ 10−9 ∗ 2𝜋 ∗ 106
⟹ 𝐶1 > 844 Ω (4.27) 
A reasonable standard value of 𝑅1 = 1 𝑘Ω can be chosen to ensure its resistance is higher 
than the capacitor’s reactance at low frequencies. Figure 35 below shows simulations of 
impulse and frequency response for an LM358 op-amp that is compensated and 
uncompensated.  
 
 
Figure 35. Series compensation eliminates ringing and gain peaking. 
 
When uncompensated, there is severe ringing in the time domain that is reflected as a 
sharp resonance in the frequency domain. The results are nearly identical to using shunt 
resistor compensation shown in Figure 30. With series capacitor compensation, a small 
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amount of overshoot in time and frequency can be noticed, both of which are likely 
artifacts of a Butterworth response with 𝜁 = 0.707.  
 However, this compensation strategy too ends up being very expensive because 
the op-amp needs to be capable of a much larger voltage swing at its output. While 
voltage across the load follows the input, voltage at the op-amp output is larger by a 
factor of approximately 1 + 𝐶𝐿/𝐶1 = 5.7 (~15 dB), as simulated in Figure 36. Clearly, 
this approach is inappropriate in low voltage supply environments. 
 
 
Figure 36. At higher frequencies, the op-amp needs a larger output swing to maintain stable feedback.  
 
4.3  Proposed Composite Method – Using Both 
 Thus far, shunt and series compensation approaches for driving heavy capacitive 
loads have been presented. This segues into the core purpose of this thesis: a generalized 
composite compensation strategy that uses both of the aforementioned methods. Since a 
shunt resistor by itself requires a larger current, and a series capacitor requires a larger 
voltage swing, a composite technique can be developed using both that makes a better 
trade-off between current, voltage, and compensation.   
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Figure 37. Using shunt and series comepnsation, outptut impedance and load capacitance are reduced. 
 
 A complementary 𝑅𝑐 − 𝐶𝑐 passive network can be inserted between 𝑟𝑜 and 𝐶𝐿 to 
lower their respective influences on the parasitic pole thereby effectively pushing it 
outward. Figure 37 illustrates this effect. The compensation network 𝑇𝐶 transfer function 
is given below. Compared to an uncompensated loop in §3.2 and Equation 3.7, it is clear 
that 𝑅𝑐 and 𝐶𝑐 will affect the closed-loop response. 
 𝑇𝐶(𝑠) =
𝑅𝐶𝐶𝐶
𝑅𝐶𝑟𝑜𝐶𝐶𝐶𝐿𝑠 + (𝑅𝐶 + 𝑟𝑜)(𝐶𝐶 + 𝐶𝐿)
 (4.28) 
 
4.3.1 Closed-Loop Analysis with Example Application 
 Looking into the op-amp, the equivalent output resistance has been reduced to 
𝑟𝑜||𝑅𝑐, and looking out of the op-amp the equivalent capacitive load seen is 
𝐶1𝐶𝐿
𝐶1+𝐶𝐿
. With 
this passive network added in, the new characteristic equation from the closed-loop 
transfer function, rearranged into standard form, is given below.   
 𝑠2 +
(𝑟𝑜 + 𝑅𝐶)(𝐶𝐿 + 𝐶𝐶)
𝑅𝐶𝑟0𝐶𝐶𝐶𝐿
𝑠 +
𝜔𝑢
𝑟𝑜𝐶𝐿
= 0 (4.29) 
From this equation, poles, natural frequency, and damping ratio are extracted. 
 𝑝1, 𝑝2 = −
(𝑟𝑜 + 𝑅𝐶)(𝐶𝐿 + 𝐶𝐶)
2𝑅𝐶𝑟𝑜𝐶𝐶𝐶𝐿
± √
(𝑟𝑜 + 𝑅𝐶)2(𝐶𝐿 + 𝐶𝐶)2
4𝑅𝐶
2𝑟0
2𝐶𝐶
2𝐶𝐿
2 −
𝜔𝑢
𝑟𝑜𝐶𝐿
 (4.30) 
 𝜔𝑛 = √
𝜔𝑢
𝑟𝑜𝐶𝐿
 (4.31) 
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 𝜁 =
(1 +
𝐶𝐿
𝐶𝐶
)(1 +
𝑟𝑜
𝑅𝐶
)
2√𝐶𝐿𝑟𝑜𝜔𝑢
 (4.32) 
The natural frequency does not change as expected, but the damping ratio now contains 
two unknown variables: 𝑅𝑐 and 𝐶𝑐. Obtaining a well-behaved feedback now becomes an 
optimization problem based on the given application.  
 To this end, new parameters can be described as the “compensation coefficient” 
for  𝑟𝑜/𝑅𝐶 and 𝐶𝐿/𝐶𝐶.  
 𝜂𝑅 = 1 +
𝑟𝑜
𝑅𝐶
 (4.33) 
 𝜂𝐶 = 1 +
𝐶𝐿
𝐶𝐶
 (4.34) 
Following the discussions in §4.1.3 and §4.2.3, 𝜂𝑅 will dictates how much more current 
the op-amp must supply, and 𝜂𝐶  dictates how much more voltage swing it must have 
available. Given the recent trend in electronics toward lower supply voltages, the 
following example will optimize 𝜁 for a low voltage supply environment. This requires 
𝜂𝑅 to carry a greater weight than 𝜂𝐶 . For the sake of argument, 𝜂𝑅 = 2 ∗ 𝜂𝐶 is set 
arbitrarily and substituted in which simplifies the damping ratio formula.  
 𝜁 =
(𝜂𝐶)(2𝜂𝐶)
2√𝐶𝐿𝑟𝑜𝜔𝑢
=
2𝜂𝐶
2
2√𝐶𝐿𝑟𝑜𝜔𝑢
 (4.35) 
Once 𝜂𝐶  is calculated using this formula (for a desired 𝜁), 𝜂𝑅, 𝑅𝐶, and 𝐶𝐶 can be 
computed. 
 Again, consider a situation with the LM358, 𝑓𝑢 ≈ 1 𝑀𝐻𝑧 and 𝑟𝑜 ≈ 51 Ω for 𝐶𝐿 =
47 𝑛𝐹this time with a desired 𝜁 = 0.707.  
 0.707 =
2𝜂𝐶
2
2√51 ∗ 47 ∗ 10−9 ∗ 2𝜋 ∗ 106
⟹ 𝜂𝐶 = 1.66 (4.36) 
This compensation coefficient dictates that 𝐶𝐶 = 71 𝑛𝐹 and 𝑅𝐶 = 22 Ω. 
 
4.3.2  Open-Loop Analysis with Example Application 
 Opening the loop, the forward gain can be calculated as the product of the 
integrator and 𝑇𝐶(𝑠).  
 
𝐴𝐶(𝑠) =
𝜔𝑢
𝑠
∗
𝑅𝐶𝐶𝐶
𝑅𝐶𝑟𝑜𝐶𝐶𝐶𝐿𝑠 + (𝑅𝐶 + 𝑟𝑜)(𝐶𝐶 + 𝐶𝐿)
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=
𝜔𝑢
𝑠
∗
𝑅𝐶𝐶𝐶
(𝑟𝑜 + 𝑅𝐶)(𝐶𝐿 + 𝐶𝐶)
∗
1
𝑅𝐶𝑟𝑜
𝑅𝐶 + 𝑟𝑜
𝐶𝐶𝐶𝐿
𝐶𝐶 + 𝐶𝐿
𝑠 + 1
 
(4.37) 
From the open-loop transfer function, it can be seen that introducing 𝑅𝐶 and 𝐶𝐶 shifts the 
parasitic pole to a higher frequency 𝜔𝑝 =
1
𝑅𝐶𝑟𝑜
𝑅𝐶+𝑟𝑜
 
𝐶𝐶𝐶𝐿
𝐶𝐶+𝐶𝐿
 at the cost of reduced gain by a 
factor of 
𝑅𝐶𝐶𝐶
(𝑟𝑜+𝑅𝐶)(𝐶𝐿+𝐶𝐶)
. This also pulls in the unity gain frequency to 
𝜔𝑢
(1+
𝐶𝐿
𝐶𝐶
)(1+
𝑟𝑜
𝑅𝐶
)
, as 
illustrated in Figure 38. 
 
 
Figure 38. Secondary pole is shifted out, but open-loop gain is reduced. 
 
When feedback is applied, the system remains second-order, type-I as before. Stability is 
maintained as long as the second pole is far enough to allow at least 45° of phase margin. 
For a Butterworth response, the preferred location is at twice the unity-gain frequency. 
This constraint is realized by writing a closed-form equation  
 
1
𝑅𝐶𝑟𝑜
𝑅𝐶 + 𝑟𝑜
𝐶𝐶𝐶𝐿
𝐶𝐶 + 𝐶𝐿
 = 2 ∗
𝜔𝑢
(1 +
𝐶𝐿
𝐶𝐶
) (1 +
𝑟𝑜
𝑅𝐶
)
 
(4.38) 
 It turns out that this equation can be rearranged to take the same form as Equation 
4.32 with 𝜁 = 0.707. If 𝜂𝑅 and 𝜂𝐶  are defined similarly and shunt compensation is set to 
carry a greater weight than series (𝜂𝑅 = 2 ∗ 𝜂𝐶), then Equation 4.38 can be used to 
calculate the same values for 𝐶𝐶 = 71 𝑛𝐹 and 𝑅𝐶 = 22 Ω. 
𝜔𝑢
(1 +
𝐶𝐿
𝐶𝐶
) (1 +
𝑟𝑜
𝑅𝐶
)
 
𝜔𝑝 =
1
𝑟𝑜𝑅𝐶
𝑟𝑜 + 𝑅𝐶
𝐶𝐿𝐶𝐶
𝐶𝐿 + 𝐶𝐶
 
−20 𝑑𝐵/𝑑𝑒𝑐 
−40 𝑑𝐵/𝑑𝑒𝑐 
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4.3.3  Practical Implementation Requires Two Components 
 Frequency compensating the op-amp using just 𝑅𝐶 − 𝐶𝐶 has the same issues as 
using either series or shunt compensation by itself. 𝑅𝐶 draw a large DC current and 𝐶𝐶 
would create an isolated feedback (output) node with no DC path. To mitigate these 
obstacles, 𝑅1 and 𝐶1 must be added as shown in Figure 39. 𝐶1 forms a snubber network 
with 𝑅𝐶 and will prevent conduction of a large DC current, and 𝑅1 provides the feedback 
(output) node with a DC path so it can be properly driven.  
 
 
Figure 39. Additional DC blocking capacitor and DC conducting resistor are required. 
 
For this to be an effective strategy 𝐶1 should present lower impedance than 𝑅𝐶 at high 
frequency, while 𝑅1 should present higher impedance than 𝐶𝐶 at high frequency. To put 
“high frequency” in a relative context, impedances should be respectively higher or lower 
by an order of magnitude at the new unity-gain frequency. 
 10 ∗ |𝑋𝐶1| < 𝑅𝐶   (4.39) 
 𝑅1 > 10 ∗ |𝑋𝐶𝐶|  (4.40) 
Solving these inequalities for the additional 𝐶1 and 𝑅1 
 𝐶1 > 10 ∗
(1 +
𝐶𝐿
𝐶𝐶
) (1 +
𝑟𝑜
𝑅𝐶
)
𝑅𝐶𝜔𝑢
= 10 ∗
(𝜂𝐶)(𝜂𝑅)
𝑅𝐶𝜔𝑢
 
(4.41) 
 𝑅1 > 10 ∗
(1 +
𝐶𝐿
𝐶𝐶
) (1 +
𝑟𝑜
𝑅𝐶
)
𝐶𝐶𝜔𝑢
= 10 ∗
(𝜂𝐶)(𝜂𝑅)
𝐶𝐶𝜔𝑢
 
(4.42) 
 Following the example with 𝑓𝑢 ≈ 1 𝑀𝐻𝑧 and 𝑟𝑜 ≈ 51 Ω for 𝐶𝐿 = 47 𝑛𝐹, it was 
found that 𝐶𝐶 = 71 𝑛𝐹 and 𝑅𝐶 = 22 Ω. These numbers yield 𝐶1 > 399 𝑛𝐹 and 𝑅1 >
124 Ω. These can be rounded up to standard values of 470 nF and 150 Ω. Figure 40 
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shows simulations of impulse and frequency response for an LM358 op-amp with this 
compensation and one without compensation. 
 
 
Figure 40. Composit compensation eliminates ringing and gain peaking.  
 
When compensated, a small amount of overshoot in time and frequency can be notice, 
but they are likely artifacts of a Butterworth response. Series damping coefficient 𝜂𝐶 =
1 +
𝐶𝐿
𝐶𝐶
= 1.66 (4.4 dB) can also be verified. Figure 41 illustrates that at higher 
frequencies the voltage at the output of the op-amp is approximately 4.35 dB greater, 
which is very close to what was expected. 
 
 
Figure 41. At higher frequencie, the op-amp must swing 4.35 dB more to maintain unity feedback. 
 
 It has been shown that a composite technique with series and shunt compensation 
elements exists and can be used successfully. The following chapter will outline a step by 
step guide to using this technique and how it can be optimized for various applications. 
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Chapter 5: Practical Design of the Composite Compensation Network 
  Now that sufficient background information, modeling, and simulations have 
been considered in detail, a design methodology can be outlined. For a known load, the 
general process is: 
1. Characterize the op-amp’s actual GBW (𝜔𝑢) using a non-inverting configuration. 
2. Characterize the op-amp’s perceived 𝑟0 using a follower configuration driving 𝐶𝐿. 
3. Solve for the apparent damping ratio 𝜁 and establish a desired  𝜁. 
4. Consider operating environment and set relationship between compensation 
coefficients 𝜂𝐶  and 𝜂𝑅. 
5. Solve for required shunt resistor, 𝑅𝐶, and series capacitor 𝐶𝐶. 
6. Determine values for DC blocking capacitor, 𝐶1, and DC conducting resistor 𝑅1. 
7. Simulate, optimize, prototype.  
The following sections summarize the Composite Compensation Technique developed in 
this thesis. Finer points that the designer might wish to consider are highlighted. Figures 
and equations are repeated here for convenience. 
 
5.1  Determine the Actual Device Characteristics  
 The datasheet might say one thing, but more likely than not devices perform 
better than their spec. In some rare cases they perform poorer than expected which is why 
it’s important to quantify the performance of the device at hand.  
 
5.1.1  Gain Bandwidth (GBW, 𝝎𝒖) 
 It may still be reasonable to just use the given, nominal GBW, but it can be easily 
determined using an inverting amplifier configuration. Sweeping the input up to a 
frequency where 𝑉𝑛 has minimal distortion, 𝑉𝑜 
and 𝑉𝑛 should be measured at a handful of points. 
GBW (𝜔𝑢) can be determined using the formula 
below. 
𝐴𝑜𝑙 =
𝑉𝑜
𝑉𝑛
      ⟹     𝑓𝐺𝐵𝑊 = 𝑓𝑖𝑛 ∗ 𝐴𝑜𝑙 
Averaging the GBW should be a sufficient measure of its approximate value.   
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5.1.2  Output Impedance (𝒓𝒐) 
 The output impedance of an op-amp depends virtually on every environmental 
and circuit parameter, the most important ones being DC output current, supply voltage, 
loading, and device PSRR. So, when characterizing 𝑟0 it is important to replicate supply 
voltage and load that will finally be used. The op-amp should be placed in a voltage 
follower (buffer) configuration driving the capacitive load (dual split supply is assumed, 
but in single supply operation, the positive terminal can be tied to 𝑉𝐷𝐷/2). The oscillating 
waveform of 𝑉𝑜𝑢𝑡 should be viewed on an oscilloscope so its approximate frequency 
(𝑓𝑜𝑠𝑐) can be noted. The following formula can be used to 
determine the output impedance. 
𝑟𝑜 =
𝑓𝐺𝐵𝑊
2𝜋 ∗ 𝐶𝐿 ∗ 𝑓𝑜𝑠𝑐2
 
The experimentally determined 𝑓𝐺𝐵𝑊 can be used. 
 On a side note, it is possible that the amplifier is well-designed and can maintain a 
DC output on a highly capacitive load. Its step response, however, will almost certainly 
exhibit ringing, in which case the ringing frequency can be used instead of  𝑓𝑜𝑠𝑐. 
 
5.2  Determine Desired Damping Ratio (𝛇) 
 Sustained oscillations are indicative of an exceedingly underdamped system 
which can be quantified using 𝜁 =
1
2√𝑟𝑜𝐶𝐿𝜔𝑢
. Knowing this value may give insight into 
how much compensation is required. Typically, a closed-loop with 𝜁 < 0.2 will ring 
indefinitely. If  0.2 < 𝜁 < 0.8, ringing may require a relatively long time to die out. 
Although 𝜁 = 0.707 represents a Butterworth response with widest and flattest possible 
passband, it may not be realizable due to nonlinearity in a real circuit.  Finally, 𝜁 = 1 
represents a critically damped response with the quickest convergence to an impulse in 
the time domain, but damping upwards of  𝜁 = 2 may be required. 
 At this point it is up to the designer to choose a value for 𝜁. The range of  
0.707 ≤ 𝜁 ≤ 2 is desirable for a well-behaved system. In general, less compensation is 
required for a lower value which translates into lower power and greater available voltage 
swing.  
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5.3  Consider Compensation Type for Application 
  The composite method relies on two modes of frequency compensation that aid in 
shifting the parasitic pole outward. Using a shunt resistor to lower output impedance but 
increases current consumption, while a series capacitor lowers load capacitance but 
reduces output voltage swing.  
 
5.3.1  Relate 𝜼𝑪 and 𝜼𝑹, Calculate 𝑪𝑪 and 𝑹𝑪 
 To quantify these effects, two additional parameters are defined that appear in the 
compensated damping ratio equation.  
𝜁 =
(𝜂𝐶)(𝜂𝑅)
2√𝐶𝐿𝑟𝑜𝜔𝑢
 
𝜂𝐶 = 1 +
𝐶𝐿
𝐶𝐶
 and 𝜂𝑅 = 1 +
𝑟𝑜
𝑅𝐶
 are referred to as series and shunt damping coefficients that 
reveal how much more current and voltage is required due to the respective elements. 
More importantly though one can be defined in terms of the other so priority can be 
assigned.  
 For example, the designer might decide that maintaining voltage swing at the 
output is a more important tradeoff than current so 𝜂𝑅 = 2𝜂𝐶  can be assigned. 
Substituting this in, the damping ratio equation can be simplified to having only one 
unknown variable.  
𝜁 =
2𝜂𝐶
2
2√𝐶𝐿𝑟𝑜𝜔𝑢
 
With the desired 𝜁 known, 𝜂𝐶  can be solved for which allows a solution for 𝜂𝑅, 𝐶𝐶, and 
𝑅𝐶. However, the theoretical values for these components may not actually correspond 
with standard valued parts. For example, if 𝐶𝐶 = 71 𝑛𝐹 was calculated, then the nearest 
available standard value of 68 𝑛𝐹 will have to be chosen to keep costs low. But to allay 
any concerns, the corrective property of this technique is relatively insensitive to 
component tolerances. 
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5.3.2  Determine Values for DC-Blocking 𝑪𝟏 and DC-Conducting 𝑹𝟏 
 Lastly, a DC blocking capacitor is required to prevent 𝑅𝐶 from conducting too 
much DC current, and a parallel resistor is needed to provide the output with a DC path. 
However, these additional components should not affect the transfer characteristic of 𝐶𝐶 
and 𝑅𝐶 that enables frequency compensation. So as the unity-gain frequency approaches, 
𝐶1’s impedance should reduce to an order of magnitude less than 𝑅𝐶’s impedance and 
𝑅1’s impedance be an order of magnitude greater than 𝐶𝐶. The following formulas can be 
used to realize this.  
𝐶1 > 10 ∗
(𝜂𝐶)(𝜂𝑅)
𝑅𝐶𝜔𝑢
 
𝑅1 > 10 ∗
(𝜂𝐶)(𝜂𝑅)
𝐶𝐶𝜔𝑢
 
Once again standard values can be used, but 
should be no larger than needed. A larger 𝑅1 
will increase loading with the circuit that 𝑉𝑜 is driving, and a larger 𝐶1 will increase AC 
current through the shunt branch (which draws most of the op-amp output current).  
 
5.4  Simulate, Tweak, and Prototype 
 Finally, the compensation network design is complete and should be simulated to 
verify its utility. Figures of merit include the cutoff frequency and gain-peaking 
suppression in the frequency domain, impulse overshoot and available voltage swing in 
the time domain. However, simulations may not be entirely reliable. The designer is 
encouraged to evaluate the real circuit with different numbers for damping ratio and 
compensation coefficients. 
 
 
 
 
 
 
  
47 
 
Chapter 6: Lab Experiment with Compensated Op-Amps 
6.1  LM358 Composite Compensation 
 Recalling characterization data from §2.3.1, values for 𝐶𝐶 and 𝑅𝐶 are calculated 
under the constraints 𝜁 = 1 and 𝜂𝑅 = 2𝜂𝐶.  
 
Load Observed Instability Compensation Components 
CL (nF) f,osc (kHz) f,pole (kHz) ro (Ω) Cc (nF) Rc (Ω) 
1 450 171.6 927 1.6 414 
4.7 120 12.2 2775 2.2 526 
10 100 8.5 1878 4.1 320 
47 79.1 5.3 639 16.4 95 
100 67.7 3.9 410 31.5 56 
Table 8. Compensation components calculated for a critically damped response.  
 
With precise values calculated, standard components close in value must be selected 
based on availability.  The additional required 𝑅1 and 𝐶1are calculated and selected as 
well, and the resulting damping and compensation coefficients are determined.  
 
Load Compensation Components Additional Components Stability and Coefficients 
CL (nF) Cc (nF) Rc (Ω) R1 (Ω) C1 (nF) Damping (𝜻) 𝜼𝑹 𝜼𝑪 
1 1.5 390 5.1k 22 1.07 3.4 1.7 
4.7 2.2 470 15k 68 1.10 6.9 3.1 
10 3.3 330 12k 100 1.14 6.7 4.0 
47 15 91 3k 680 1.11 8.0 4.1 
100 33 51 1.5k 1000 1.04 9.0 4.0 
Table 9. Resistors and capacitors rounded to standard values so damping ratio stays above 1.  
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LM358 Compensated Impulse Response 
 
 
Figure 42. Natural frequency is damped out when there is no input. About 15% overshoot is present with a 
1V impulse, and some ringing is also appears in the falling edge of the 1 nF load. This is likely due to the 
non-symmetric design of the output stage. 
 
LM358 Compensated Linear Signal Response 
 
Figure 43. 1 nF is driven without any noticable distrotion. For the larger load, 4.7 nF, some evidence of 
distortion is apparent because of output stage deadzones creeping in along the peaks and troughs. 
 
 
 
CL = 1 nF 
Rising Edge 
CL = 1 nF 
Falling Edge 
 
CL = 4.7 nF 
Rising Edge 
CL = 4.7 nF 
Falling Edge 
 
CL = 1 nF 
1 kHz at 1 Vpp 
 
CL = 4.7 nF 
1 kHz at 1 Vpp 
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6.2  LMC662 Composite Compensation 
 Recalling characterization data from §2.3.2, values for 𝐶𝐶 and 𝑅𝐶 are calculated 
under the constraints 𝜁 = 1 and 𝜂𝑅 = 2𝜂𝐶.  
 
Load Observed Instability Compensation Components 
CL (nF) f,osc (kHz) f,pole (kHz) ro (Ω) Cc (nF) Rc (Ω) 
1 570 181.5 877 1.3 345 
4.7 286 45.7 741 3.1 185 
10 217 26.3 605 5.3 128 
47 157 13.8 246 19.8 43 
100 129 9.3 171 36.7 27 
Table 10. Compensation components calculated for a critically damped response. 
 
With precise values calculated, standard components close in value must be selected 
based on availability.  The additional required 𝑅1 and 𝐶1are calculated and selected as 
well, and the resulting damping and compensation coefficients are determined. 
 
Load Compensation Components Additional Components Stability and Coefficients 
CL (nF) Cc (nF) Rc (Ω) R1 (Ω) C1 (nF) Damping (𝜻) 𝜼𝑹 𝜼𝑪 
1 1 330 6.8k 22 1.16 3.7 2.0 
4.7 2.2 200 6.2k 68 1.18 4.7 3.1 
10 4.7 120 3.6k 220 1.15 6.0 3.1 
47 15 47 1.6k 680 1.13 6.2 4.1 
100 33 27 820 1000 1.07 7.3 4.0 
Table 11. Resistors and capacitors rounded to standard values so damping ratio stays above 1. 
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LMC662 Compensated Impulse Response 
 
 
Figure 44. Unfortunately, LMC662 is a bit more stubborn with its natural frequency, a greater damping 
ratio is required. The falling edge on a 1 nF load is well-behaved, but the rising edge rings for about 15 µs 
most likely due to a nonsymmetrical output impedance. 
 
LMC662 Compensated Linear Signal Response 
 
Figure 45. The compensated amplifier is able to drive capacitive loads with a linear signal without any 
noticeable distortion or ringing artifacts. 
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6.3  LTC6084 Composite Compensation 
 Recalling characterization data from §2.3.3, values for 𝐶𝐶 and 𝑅𝐶 are calculated 
under the constraints 𝜁 = 1 and 𝜂𝑅 = 2𝜂𝐶.  
 
Load Observed Instability Compensation Components 
CL (nF) f,osc (kHz) f,pole (kHz) ro (Ω) Cc (nF) Rc (Ω) 
1 834 331.2 481 1.7 221 
4.7 240 27.4 1235 2.4 251 
10 130 8.0 1978 3.3 281 
47 70.5 2.4 1431 10.5 144 
100 58 1.6 994 19.9 90 
Table 12. Compensation components calculated for a critically damped response. 
 
With precise values calculated, standard components close in value must be selected 
based on availability.  The additional required 𝑅1 and 𝐶1are calculated and selected as 
well, and the resulting damping and compensation coefficients are determined. 
 
Load Compensation Components Additional Components Stability and Coefficients 
CL (nF) Cc (nF) Rc (Ω) R1 (Ω) C1 (nF) Damping (𝜻) 𝜼𝑹 𝜼𝑪 
1 1.5 200 3k 22 1.13 3.4 1.7 
4.7 2.2 240 6.8k 68 1.10 6.1 3.1 
10 3.3 270 8.2k 100 1.04 8.3 4.0 
47 10 130 5.6k 470 1.15 12.0 5.7 
100 15 100 4.3k 680 1.16 10.9 7.7 
Table 13. Resistors and capacitors rounded to standard values so damping ratio stays above 1. 
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LTC6084 Compensated Impulse Response 
 
 
Figure 46. 1 nF and 4.7 nF loads have about 50% and 20% overshoot, respectively, that die out very 
quickly within about 5 µs. Edge transitions are nearly symmetric, which underscores the op-amp’s 
symmetric and linear design.   
 
LTC6084 Compensated Linear Signal Response 
 
Figure 47. The compensated amplifier is able to drive capacitive loads with a linear signal without any 
noticeable distortion or ringing artifacts. 
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6.4  Results Discussion 
 All three devices used here are general purpose op-amps not designed to handle 
heavy reactive loads. As a before-and-after comparative measure Figure 48 below recalls 
the oscilloscope captures from Chapter 2 illustrating unity feedback instability.  
 
 
Figure 48. Instability from driving a capacitive load with grounded input (zero-input response).   
 
To properly evaluate the compensation results, the degree and nonlinearity in each 
unstable output should first be noted. It’s not a coincidence that the amount of distortion 
apparent in signals above inversely correlates with the cost of each device. 
 LM358 is currently one of the cheapest available op-amps making it an obvious 
choice in application, but its nonsymmetrical design can make it difficult to stabilize 
entirely as evidenced by Figure 42. With a targeted damping ratio of 1.07, there is still 
slight ringing on the falling edge. The likely cause is output impedance not being equal 
while sinking and sourcing current. 
 LMC662 could not be completely stabilized with composite compensation. The 
presence of ringing on the rising edge indicates significantly larger output impedance 
while sourcing current (Figure 44). The redeeming factor, however, is its compensated 
ability to drive linear signals (Figure 45) into a capacitive load. 
 LTC6084 is the most costly of the three, and exhibits the least distorted waveform 
when unstable, indicating a well-designed architecture. This is apparent in the 
compensated response where the rising and falling edges have a nearly symmetric 
overshoot and damping shown in Figure 46. 
 To generalize observations, a targeted damping of at least 0.5 stabilized the 
unforced response (i.e. grounded input), but 𝜁 > 1 was required to stabilize any non-zero 
input signal.  
LMC662 uncompensated 
CL = 4.7 nF 
LM358 uncompensated 
CL = 4.7 nF 
LTC6084 uncompensated, CL = 4.7 nF 
  
54 
 
Chapter 7: Conclusion 
 This thesis has presented a design basis for use in frequency compensating op-
amps when the load is heavily capacitive. An analytical approach was taken to investigate 
stability issues resulting from this type of load. It was then shown that a well-designed 
passive network can be used to regain stability. The technique developed here allows for 
a more versatile use of lower performance devices. The designer only needs to know 
minimal device parameters and how much power and voltage swing can be traded off for 
the desired scale of compensation.   
 While it is true that specialized, more expensive op-amps can be used to buffer 
capacitive loads the composite compensation method can allow it to be done at a much 
lower cost. The devices compensated in Chapter 6 showed appreciable performance with 
the natural frequency being absent. The composite compensation strategy finds excellent 
application in any circuit where a load’s capacitive nature destabilizes feedback.  
 
7.1  Topics for Further Study 
 The composite compensation method is successfully demonstrated on a very 
small sample of three op-amps among thousands of available devices. It may be of use to 
test compensation effectiveness under a more specific set of parameters such as 
architecture, load rating, process technology, nominal GBW, etc. Even verifying Stability 
testing of op-amps designed for broader bandwidths (on the scale of 10’s of MHz) can 
also be done because they are rated for even smaller capacitive loads.  
 Simulations predicted more current and larger voltage swing required at higher 
frequencies, but this could not be verified in the lab. Limited slew rate distorted signals 
well before such high frequencies could be reached so research into an experiment that 
verifies this tradeoff can be done. Furthermore, to supplement the background and theory 
behind composite compensation, a Root Locus simulation can be performed in MATLab 
to demonstrate loop poles becoming complex as the load becomes more capacitive or 
gain grows larger.  
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APPENDICES 
A1 Deriving the Idealized Op-Amp Model 
 Shown below is the generally accepted model for an op-amp with DC gain 𝐴𝑑𝑐, 
dominant pole 𝜔0, and secondary pole 𝜔1. Typically, the DC gain is very high (>100 
dB), the dominant pole hovers between 1 and 10 Hz, while the secondary pole is placed 
at least twice the unity-gain frequency (at rated loading). Negative feedback is applied 
with 𝛽 = 1. 
 
 
Figure 49. Standard two-pole model of an op-amp with gain DC gain block and unity feedback.  
  
The transfer characteristic between Vout and Vin+ can be shown. 
 𝐻(𝑠) =
𝐴𝑑𝑐
1
(
𝑠
𝜔0
+ 1) (
𝑠
𝜔1
+ 1)
1 + 𝐴𝑑𝑐
1
(
𝑠
𝜔0
+ 1) (
𝑠
𝜔1
+ 1)
=
𝐴𝑑𝑐
(
𝑠
𝜔0
+ 1) (
𝑠
𝜔1
+ 1) + 𝐴𝑑𝑐
 (A.1) 
The characteristic equation of this feedback control system is extracted and rearranged. 
 (
𝑠
𝜔0
+ 1) (
𝑠
𝜔1
+ 1) + 𝐴𝑑𝑐 = 0  
 ⟹ 𝑠2 + 𝑠(𝜔0 + 𝜔1) + (𝐴𝑑𝑐 + 1)𝜔0𝜔1 = 0 (A.2) 
Two approximations can be made: 𝜔0 + 𝜔1 ≈ 𝜔1 because  𝜔1 ≫ 𝜔0 and (𝐴𝑑𝑐 + 1) ≈
𝐴𝑑𝑐. Furthermore, 𝐴𝑑𝑐 ∗ 𝜔0 = 𝜔𝑢 is the known GBW of the device, so the characteristic 
equation can be simplified to the following. 
 𝑠2 + 𝑠𝜔1 + 𝜔𝑢𝜔1 = 0 (A.3) 
In Chapters 1 and 3, it was discussed that the secondary pole gets pulled inward and is 
defined by 𝜔1 = 1/𝑟0𝐶𝐿 . Substituting this in, the characteristic equation becomes 
identical to that which was derived using the idealized model in Chapter 3.  
 𝑠2 +
𝑠
𝑟𝑜𝐶𝐿
+
𝜔𝑢
𝑟𝑜𝐶𝐿
= 0 (A.4) 
𝐴𝐷𝐶 
1
(
𝑠
𝜔0
+ 1)(
𝑠
𝜔1
+ 1)
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This implies both systems have the same poles, damping ratio, and natural frequency, and 
are thus identical as well from a stability standpoint. 
 
 
Figure 50. Two-pole model can be simplifed to an idealized type-I second order model.  
 
For 𝑇(𝑠) =
1
𝑟𝑜𝐶𝐿𝑠+1
, Figure 50 has the same characteristic equation defined by Equation 
A.4.  
